The transition metal dichalcogenide 1T-TaS 2 is well known to harbor a rich variety of charge density wave (CDW) distortions which are correlated with underlying lattice atom modulations.
1T-TaS 2 , although simple in structure, embodies various collective electronic states, which have recently triggered intensive study [1] [2] [3] [4] . Above 540 K, 1T-TaS 2 is a normal metal with the Ta 5d band crossing the Fermi level. Upon cooling, it transforms into an incommensurate CDW (ICCDW) state, which then evolves into a near commensurate CDW (NCCDW) phase at 350 K. Below T cc (∼ 180 K), the transition temperature on cooling, a long range ordered commensurate CDW (CCDW) develops accompanied by a large resistance increase.
The resistance drops back at T cw (∼ 230 K), the transition temperature on warming, as shown in Fig. 1(a) . Since 1T-TaS 2 is host to a rich variety of CDW phases, there has been widespread interest and success in controlling the transition between CDW states or even hidden metastable states with electric fields, voltage pulses or optical excitations [5] [6] [7] .
These studies not only facilitate the understanding of the correlation between these complex CDW phases in 1T-TaS 2 , but also imply promise for technological applications. Recently, memristors and oscillators based on 1T-TaS 2 utilizing the first-order CDW phase transitions have been realized [3, 8] .
Despite the intense effort in studying intrinsic single crystals, 1T-TaS 2 based heterojunctions via integration with three-dimensional (3D) semiconductors have not been explored.
Our strategy in addressing how 1T-TaS 2 might ultimately be used in pure 2D electronic configurations is based on our previous discovery that exfoliated flakes of highly ordered pyrolytic graphite (HOPG) simply pressed against clean semiconductor substrates (Si, GaAs, 4H-SiC) display excellent Schottky barrier rectification effects [9] . With the realization that the outermost layer, a single sheet of graphene, in contact with the semiconductor, played a major role in the formation of the Schottky barrier, it was a straightforward matter to produce similar results using 2D single layers of graphene rather than 3D flakes [10] . With the current explosion of interest in other van der Waals (vdW) crystals such as layered superconductors, topological insulators and transition metal dichalcogenides, interfacing 2D materials with 3D traditional semiconductors deserves attention and has achieved progress in both high performance devices and detailed device physics prototypes which require modification of the conventional models based on 3D materials [11] .
In this letter we report on a similar strategy in an investigation of the electrical properties of 1T-TaS 2 flakes in intimate contact with n-type GaAs substrates. The objective is to obtain a better understanding of the intricate physics at interfaces when long range ordered CDW phases are present in one of the electrodes, in this case the 1T-TaS 2 . When 1T-TaS 2 crystalline flakes make intimate contacts to n-type GaAs, strong rectifying current density-voltage (J − V ) characteristics persist from 100 K to 300 K. Both transport and capacitance measurements are sensitive to the CDW transition (CCDW-NCCDW) during cooling and warming cycles. We interpret our observations within the framework of the bond polarization model where the potential across the interfacial dipole is affected by the presence of CDW phases in 1T-TaS 2 . Our investigation incorporating charge density waves not only opens up an insightful perspective in understanding the physics at 2D/3D interfaces, but also accelerates the pace of device applications of such systems with first-order phase transitions.
A schematic diagram of a van der Waals junction is shown in the inset of Fig. 1(a) .
Commercially available n-type GaAs wafers with nominal 3 ∼ 6 × 10 16 cm −3 (Si) doping concentration were used. High quality ohmic contacts were made on the unpolished side with traditional recipes existing in the literature [12, 13] . 1T-TaS 2 thin flakes (10-50 µm thick)
were mechanically exfoliated from 1T-TaS 2 crystals and then transferred onto cleaned (100)
GaAs wafers. For electrical contact, silver paste with an area ranging from 0.3 to 2 mm 2 covered the top surface of the 1T-TaS 2 electrode. We found that samples fabricated in ambient atmosphere or glove boxes containing inert gas showed similar electrical features, implying oxidation effects are not severe during our sample fabrication process (see supplementary material).
All the transport measurements were carried out inside a physical property measurement system (PPMS) using either a Keithley 2400 source meter or lock-in techniques. Hall effect measurement shows the doping concentration of our n-type GaAs to be 4.1 × 10 16 cm
at room temperature. Three-terminal capacitance measurements using an HP 4284A LCR meter were performed on samples in a custom capacitance probe with a sensitivity of 0.1 pF [14] .
We start with the ideal band alignment of 1T-TaS 2 /n-type GaAs junctions. Above T cc during the cooling cycle, 1T-TaS 2 is in the metallic state with an electron concentration (∼ 10 22 cm −3 ) [15, 16] , leading to Schottky like junctions when interfacing with GaAs, as shown in Fig. 1(b) . Transport across such Schottky junctions is dominated by electrons and is well described by the thermionic-emission equation for the current density:
where I(V, T ) is the total current equal to the product J(V, T ) with the effective area A, A * is the Richardson constant, T is the temperature, Φ B (T ) is the zero bias Schottky barrier height, η(T ) is the ideality factor indicating the contribution of thermionic-emission processes, and R s (T ) is the contact resistance. Complementary to transport, junction capacitance in the reverse bias region is given by
is the effective sample area, V bi is the built-in potential, N D is the ionized donor density, ǫ semi is the relative dielectric constant of the semiconductor and ǫ 0 is the vacuum permittivity.
Compared to J − V measurements, capacitance offers a more accurate band profile, but is insensitive to various transport channels.
When entering the Mott-CCDW state, 1T-TaS 2 becomes a p-type semiconductor, with a
Mott gap ∼ 300 meV opening [16, 17] . Thus, 1T-TaS 2 in the Mott-CCDW state will form pn heterojunctions with n-type GaAs. The corresponding band alignment is demonstrated in Fig. 1 (c) [18] . As for transport, tunneling current is affected as the density of states (DOS) profile changes on the 1T-TaS 2 side. Holes also contribute to transport.
Junction capacitance still leads to an accurate measure of the built-in potential, which is given by [12] :
where N A is the effective acceptor density in 1T-TaS 2 . In contrast to Schottky barriers, the measured V bi equals the sum of band bending on the 1T-TaS 2 side and GaAs side, denoted by V bi1 and V bi2 respectively in Fig.1 and the dielectric constant of both sides is similar [1] . In principle, transport data of 1T-TaS 2 /GaAs junctions cannot be fitted with a unified model across CDW phase transitions. However, the thermionic-emission process, although not the sole contribution, still plays an important role. Thus, analysis of J − V curves based on the thermionic-emission equation still suffices to reveal changes at the interface.
The fitted Φ B is thus a physical parameter incorporating the most dominant transport mechanisms [19] . As shown by the red dashed line in the inset of Fig. 2(a) , typical J − V data in the forward bias region displays over 2 decades of linearity on a semilogarithmic scale, enabling us to extract η(T ) and Φ B (T ).
As shown in Fig. 2(b) , the ideality of 1T-TaS 2 /GaAs junctions generally increases with decreasing temperatures primarily due to the significant contribution of tunneling and thermally assisted tunneling at low temperatures [20] . When going through the NCCDW to Mott-CCDW transition, η experiences a rapid drop ( Fig. 2(b) ), while, Φ B on the other hand, increases at T cc ( Fig. 2(c) ). Our explanation is that with lowering temperature the Mott gap opens, thereby lowering the available density of states near the Fermi level and thus the tunneling current. Consequently, the contribution of thermionic process is more dominant, represented by a drop in η concomitant with an increase of Φ B , both signifying an increased contribution of thermionic emission current [21] . Although transport channels like hole diffusion and generation-recombination may exist with Mott gap opening, according to our data, their contribution is less significant than tunneling processes. The obvious hysteresis in both η and Φ B demonstrates that the formation of the Mott-CCDW state indeed modifies the transport picture of 1T-TaS 2 /GaAs junctions.
Capacitance reflects the flat band voltage [21] , giving a more accurate description of interface band alignment evolution across the CDW phase transition. The characteristic linear relationship between 1/C 2 and V is observed in our studied temperature range as shown in Fig. 3(a) . Extrapolation of these data to the abscissa provides temperature-dependent V bi (T ) as summarized in Fig. 3(b) . For normal metal/n-type semiconductor junctions, as temperature decreases, V bi keeps increasing, which is consistent with the work function of n-type extrinsic semiconductors which decreases when lowering the temperature. Our extracted V bi values exhibit the same trend except the hysteresis and rapid change at the CDW transition temperatures. The measured V bi drops by around 50 meV during cooling near 180 K and jumps back on warming near 230 K.
As previously reported, the product η(T )Φ B (T ) is an estimation of flat band voltage [19, 21] . We also plot as open symbols the T -dependent product difference, ∆η(T )Φ B (T ) = Fig. 3(b) and find the same temperature dependence as V bi (T ) (solid symbols) obtained from capacitance measurements. This similarity suggests our transport and capacitance data are consistent with each other as shown previously for a variety of diodes [19, 21] . The abrupt decrease of V bi is further confirmed by zero-bias capacitance temperature (C − T ) measurement as shown Fig. 3(c) To explain our observed capacitance features, a detailed interfacial band alignment is needed. Considering the ideal metal-semiconductor (MS) interface, the Shottky-Mott rule applies, which predicts the room temperature barrier height to be 1.13 eV, given that the work function of 1T-TaS 2 is 5.2eV [22] and the electron affinity of GaAs is 4.07 eV [12] .
However, based on our built-in potential, the average barrier height of 8 junctions at room temperature is 0.97 eV, indicating the necessity of considering Fermi level pinning (FLP) effect commonly observed in real MS interfaces [23] . The most relevant mechanisms explaining FLP effect include metal-induced gap states (MIGS) [24, 25] , defect induced gap states (DIGS) [26] and bond polarization [27, 28] . However, MIGS has been proven to be largely suppressed in van der Waals junctions [29] , while DIGS is closely correlated to the quality of 1T-TaS 2 flakes and semiconductor wafers. We assume that the DIGS effect, although present, is small and cannot serve as the explanation for our observed features taking place right at T cc and T cw .
In the bond polarization model, as shown in Fig. 4(a) , in addition to the formation of the space charge region, charge exchange also occurs between the topmost layer of metal and semiconductor when an intimate contact is formed. DFT calculations confirm such charge transfer in transition metal dichalcogenide based interfaces [29, 30] .
According to the bond polarization model, charge transfer between 1T-TaS 2 and the semiconductor can be written as:
where E g is the band gap of semiconductor, Φ M is the work function of intrinsic 1T-TaS 2 , χ s is the electron affinity of the semiconductor and κ is a parameter related to interfacial Coulomb interaction [31] . Since 1T-TaS 2 has a large work function, the interfacial charge transfer would result in an additional dipole pointing from 1T-TaS 2 to the semiconductor. Such an interfacial dipole, attached to 1T-TaS 2 , would modify the work function of 1T-TaS 2 by eV int [32] , where The measured built-in potential for both MS junctions and pn heterojunctions is given by the difference between work functions. One apparent explanation for our observed built-in potential drop in the cooling cycle takes into account the work function change of intrinsic 1T-TaS 2 , since n-type GaAs experiences no sudden change of the work function across the CDW phase transition. However, limited information about the 1T-TaS 2 work function is available. Only Shimada claims that no noticeable change of 1T-TaS 2 work function is observed across the CDW phase transition [22, 33] . As is well known, the extraction of work function is always intricate and can even provide opposite results across phase transitions [18] , which makes the intrinsic work function change argument less convincing.
Another more promising explanation addresses the change of interfacial potential eV int across CDW phase transitions. Since the atomic displacement for 1T-TaS 2 changes less than 7% [34] , we do not expect a sudden change in the number of interfacial dipoles relying heavily on lattice mismatch. The only remaining variable ǫ int , determining the potential drop across a given interfacial dipole strength, is a combination of dielectric constant of GaAs and 1T-TaS 2 . The dielectric constant of GaAs remains almost unchanged in the studied temperature range. Above T cc during the cooling cycle, metallic 1T-TaS 2 has a large dielectric constant. When entering the Mott-CCDW state, the dielectric constant of 1T-TaS 2 becomes comparable to GaAs, consistent with a metal-insulator transition [1] . Such a dielectric constant drop leads to a larger interfacial potential drop as shown in Fig. 4(b) , decreasing the effective work function of 1T-TaS 2 . Accordingly, the measured V bi experiences a drop at T cc and then jumps back at T cw .
In summary, we have systematically studied the transport properties and capacitance characteristics of 1T- TaS 
